A Better Tool for Functional Verification of Low-Power Designs with IEEE 1801 UPF
نویسنده
چکیده
Energy conservation has become the fundamental area of concern in system designs, especially in battery-powered devices. Consumers no longer talk about tradeoffs between performance and power conservation. They demand the lowest power consumption combined with the best performance in smallest packages. Additionally, there seems to be no end to their appetite for the latest hardware and software technology. These demands mean that the upcoming low-power designs must meet the complex functional and power requirements, in shorter development cycles.
منابع مشابه
DVCon 2012: 131-II287: Low Power SoC Verification: IP Reuse and Hierarchical Composition using UPF
Power management is a critical feature of today’s SoCs, almost as important as functionality. IEEE 1801TM-2009 UPF enables specification of the intended power management infrastructure for an SoC to enable early verification and to drive implementation. Just as the complexity of an SoC demands a well-structured hierarchical approach to design and verification of its functional specification, th...
متن کاملThe Future of Low Power Design is Here: IEEE P1801, aka, UPF 2.0
Industry adoption of Accellera’s Unified Power Format (UPF) has been broad and swift. And why shouldn’t it be? For the first time, UPF made it possible to specify the power design intent in combination with the HDL specification of the design for use throughout the design, verification and implementation flows. UPF’s portability and feature set opened the door for more efficient design of low p...
متن کاملBeyond UPF & CPF: Low-power design and verification
Two formats for specifying power intent are currently in wide use in the industry today and as designers continue to strive for more power efficient designs new issues arise that need new solutions to improve on today’s standards. This panel will discuss areas for improving today’s power formats and the direction that these formats need to move, in order to provide the most efficient flows for ...
متن کاملLogic optimization and equivalence checking by implication analysis
This paper proposes a new approach to multilevel logic optimization based on automatic test pattern generation (ATPG). It shows that an ordinary test generator for single stuckat faults can be used to perform arbitrary transformations in a combinational circuit and discusses how this approach relates to conventional multilevel minimization techniques based on Boolean division. Furthermore, effe...
متن کاملA Management Tool For Evaluation of Software Designs
The development of quality software depends upon making appropriate decisions at every stage of the life cycle. Given a design, many techniques have been developed to produce quality code from that design. However, ignored so far have been formal models to help the software manager to make appropriate implementation decisions. A model for evaluating software designs has been proposed and is bas...
متن کامل